Status

Completed

Python 2.5 introduced conditional expressions. The task is to add conversion support for them.

It should be possible to map the simplest cases to a single assign statement in Verilog, as is currently done for simple signal assignments.